Project Description
Magic Layout and
     Major Subcells
Arithmetic Logic Unit
Address Generation
     Unit
Main PLA Controller
Design Summary

Final Report
About Us